Joe Groff @joe@f.duriansoftware.com
Public

not a professional hardware person by any means, but as a compilerer i like the idea that this almost gives you SSA-style infinite vregs at the ISA level, "just" with a limited context window over the most recent instructions

i also wonder if this would make Thumb-2 style variable lengths interesting again. seems more likely an instruction would naturally involve only the most recent N values than a register allocator being happy confined to only N anointed registers
mendeddrum.org/@fanf/114671624

Tony Finch (@fanf@mendeddrum.org)

from my link log — Distance-based ISA for efficient register renaming. https://www.sigarch.org/distance-based-isa-for-efficient-register-management/ saved 2025-06-04 https://dotat.at/:/ENDRO.html

mendeddrum.org · The Mended Drum

0
0
0

If you have a fediverse account, you can quote this note from your own instance. Search https://f.duriansoftware.com/users/joe/statuses/114672884186830336 on your instance and quote it. (Note that quoting is not supported in Mastodon.)