I need to design some absolute batshit contraption of a CPU

how about a 4-way SMT core where each thread is hardwired to a distinct ISA. just make ARM + RISC-V + PPC + SPARC instruction decoders and have them duke it out for execution units.

… hm, I don’t think it qualifies as SMT at this point

0

If you have a fediverse account, you can quote this note from your own instance. Search https://donotsta.re/objects/e51ab655-ffb4-474e-8aa9-82a0799bac8b on your instance and quote it. (Note that quoting is not supported in Mastodon.)