I need to design some absolute batshit contraption of a CPU
how about a 4-way SMT core where each thread is hardwired to a distinct ISA. just make ARM + RISC-V + PPC + SPARC instruction decoders and have them duke it out for execution units.
… hm, I don’t think it qualifies as SMT at this point