I have been writing react the bast few days, and I can't shake the feeling that react has the same fundamental programming model as VHDL and Verilog
You have a bunch of state, and any you update that state with ~~processes~~ effects, which are triggered by changes to other state