does vexriscv document the invariants it expects from the memory subsystem _anywhere at all_, or am i supposed to glean what the CPU expects from Scala code and their AXI/Wishbone/Avalon adapters?
does vexriscv document the invariants it expects from the memory subsystem _anywhere at all_, or am i supposed to glean what the CPU expects from Scala code and their AXI/Wishbone/Avalon adapters?
If you have a fediverse account, you can quote this note from your own instance. Search https://mastodon.social/users/whitequark/statuses/115811050400354085 on your instance and quote it. (Note that quoting is not supported in Mastodon.)